THE INSTITUTION
OF ELECTRICAL
ENGINEERS

IEE PROCEEDINGS-I

Solid-State and Electron Devices

Vol. 132, 1985

Published by
The IEE, Savoy Place, London WC2R 0BL, United Kingdom
Publishing Department: PO Box 8, Southgate House, Stevenage, Herts. SG1 1HQ, United Kingdom

IEE Proceedings Part I

Solid-State and Electron Devices

The Institution of Electrical Engineers, Savoy Place, London WC2R 0BL, United Kingdom.
Publishing Department: PO Box 8, Southgate House, Stevenage, Herts. SG1 1HQ, United Kingdom

Volume 132 1985 UK ISSN 0143–7100

HONORARY EDITORS

Prof. J. Mavor, *University of Edinburgh*
Prof. H. Kemhadjian, *University of Southampton*

Pages in issues of *IEE Proceedings Part I*, 1985

Pages	Issue No.	Date
1–48	1	February
49–132	2	April
133–172	3	June
173–200	4	August
201–236	5	October
237–296	6	December

This publication is copyright under the Berne Convention and the International Copyright Convention. All rights reserved. Apart from any copying under the UK Copyright Act 1956, part 1, section 7, whereby a single copy of this article may be supplied, under certain conditions, for the purposes of research or private study, by a library of a class prescribed by the UK Board of Trade Regulations (Statutory Instruments, 1957, no. 868), no part of this publication may be reproduced, stored in a retrieval system or transmitted in any form or by any means without the prior permission of the copyright owners. Permission is, however, not required to copy abstracts of papers or articles on condition that a full reference to the source is shown.

An IEE licensing arrangement exists whereby organisations entering into an agreement are legally entitled to make up to ten copies of an IEE paper or article.

Authorisation to photocopy items for internal or personal use, or for the internal or personal use of specific clients, is granted by the Institution of Electrical Engineers for libraries and other users registered with the Copyright Clearance Center Transactional Reporting Service, provided that the base fee of $2.00 per copy is paid directly to the Copyright Clearance Center, Inc., 21 Congress Street, Salem, MA 01970, USA. 0143–7100/85 $2.00 + 0.00. This consent does not extend to other kinds of copying, such as copying for general distribution, for advertising or promotional purposes, for creating new collective works, or for resale.

Photocopies of individual papers published in the *IEE Proceedings* can be supplied from the IEE Library at 10p per page plus a handling chance of 50p per page, which covers the cost of surface mail (airmail extra). The handling charge is waived if reprints are collected from Savoy Place by purchasers.

The telephone number of the IEE London office is 01 240 1871; telex: 261176 IEELON G; facsimile: 01 240 7735

The IEE is not as a body responsible for the opinions expressed by individual authors.
The IEE is a member of the Association of Learned & Professional Society Publishers.

© 1985: The Institution of Electrical Engineers

Secretary of the IEE: H.H.W. Losty
Managing Editor: Bernard Dunkley; *Senior Assistant Editor:* Stephen Cokeham; *Assistant Editor*: James Newall
Graphics Manager: Maurice Partridge; *Marketing Manager*: Alan Baldwin

Typeset by: Santype International Ltd., Salisbury, Wilts., United Kingdom
Printed by: Unwin Brothers Ltd., Old Woking, Surrey, United Kingdom

Index

IEE Proceedings Part I
Solid-State and Electron Devices
Vol. 132, 1985

ABBREVIATIONS

- p paper, address or lecture
- d discussion on a paper
- a abstract of paper or address
- e errata
- s synopsis of a paper published in full in another Part of the IEE Proceesings

Author index

A

Amaratunga, G.A.J., Sabine, K.A., and Evans, A.G.R. see Sabine, K.A.
Arndt, F., and Christ, U. see Christ, U.
Arnold, J.S. Trends in the application of semiconductor technology p50
Ashburn, P., and Jesshope, C.R. see Jesshope, C.R.
Atkinson, C.J. Power devices in gallium arsenide p264
Awano, Y., Tomizawa, K., Hashizume, N., and Kawashima, M. see Tomizawa, K.

B

Barlow, K., Kiermasz, A., and Eccleston, W. An improved theory for the plasma anodisation of silicon p181
Barnes, J.P., and Huang, E. see Huang, E.
Bassett, R.J. Editorial: Power semiconductor devices p237
Batey, J., Petty, M.C., and Roberts, G.G. see Petty, M.C.
Bellaouar, A., Sarrabayrouse, G., and Rossel, P. Influence of ionising irradiation on the channel mobility of MOS transistors p184
Benjamin, J., Yilmaz, H., Chen, L.-S., Van Dell, W.R., Chang, M., and Owyang, K. see Yilmaz, H.
Bharath Kumar, K. Small signal bias dependent model for high frequency transistors p201
Bhat, K.N., Ramamurthy, V., and Kakati, D. see Ramamurthy, V.
Bhatti, G.S., Jones, B.K., and Russell, P.C. A Model for MOS transistors p248
Board, K., and Darwish, M. LDMOS transistors with implanted and deposited surface layers p177
Bolton, G.V.R. VLSI: the design problem p86
Bolton, M.J.P. Designing with programmable logic p73
Bonnaud, O., and Viktorovitch, P. Modelling of a new high current gain bipolar transistor with *n*-doped hydrogenated silicon emitter p17
Brothers, J.S., Tomkins, J.W., and Williams, J.S. The Megacell concept: an approach to painless custom design p91

C

Campbell, R.H., Koelmans, A.M., and McLauchlan, M.R. STRICT: a design language for strongly typed recursive integrated circuits p108
Chang, M., Yilmaz, H., Chen, L.-S., Van Dell, W.R., Benjamin, J., and Owyang, K. see Yilmaz, H.
Chen, L.-S., Yilmaz, H., Van Dell, W.R., Benjamin, J., Chang, M., and Owyang, K. see Yilmaz, H.
Christ, U., and Arndt, F. Optimised travelling-wave amplifier with two parallel-gate transmission lines p140
Courtney, D.F. A brief analysis of the transient forward voltage drop in fast diodes p277

D

Darwish, M., and Board, K. see Board, K.
Davies, J.T., Hayes, A.J., and Eccleston, W. see Hayes, A.J.
Davies, J.T., Walker, P., and Nuttall, K.I. see Walker, P.
Deb, S., Maitra, K., and Roychoudhuri, A. An accurate and simple technique of determination of the maximum power point and measurement of some solar cell parameters p157 e271
de Cogan, D., Howe, A.F., and Webb, P.W. Temperature measurements of thin films on substrates p143
de Cogan, D., and John, S.A. Computer-aided thermal analysis of reverse-biased PIN diodes p170
Denyer, R.T., Taylor, P.D., and Findlay, W.J. see Taylor, P.D.

E

Eccleston, W., Barlow, K., and Kiermasz, A. see Barlow, K.
Eccleston, W., Hayes, A.J., and Davies, J.T. see Hayes, A.J.
El-Shobokshy, M.S., Mujahid, A., and Zakzouk, A.K.M. Effects of dust on the performance of concentrator photovoltaic cells p5
Eltoukhy, A.A., and Roulston, D.J. see Roulston, D.J.
Etoh, J., Kimura, K., Itoh, K., Hori, R., and Kawajiri, Y. see Kimura, K.
Euthymiou, P.C., Papaioannou, G.J., Kaliakatsos, J.A., and Forrest, J.R. see Papaioannou, G.J.
Evans, A.G.R., Sabine, K.A., and Amaratunga, G.A.J. see Sabine, K.A.

F

Falkner, A.H. Novel travelling-wave energy convertor p1
Faulkner, D.W., and Russ, D.M. see Russ, D.M.
Faulkner, D.W., and Stevenson, A. see Stevenson, A.
Findlay, W.J., Taylor, P.D., and Denyer, R.T. see Taylor, P.D.
Fisher, C.A., Shannon, J.M., Paxman, D.H., and Slatter, J.A.G. The performance of high-voltage field-relieved Schottky barrier diodes p257
Forrest, J.R., Papaioannou, G.J., Kaliakatsos, J.A., and Euthymiou, P.C. see Papaioannou, G.J.

G

Gharbi, M., Sanchez, J.L., Tranduc, H., and Rossel, P. see Sanchez, J.L.
Greenwood, C.J., Saul, P.H., and Howard, D.W. see Saul, P.H.
Grierson, J.R., and Hollock, S. Semicustom integrated circuits (Editorial) p49

H

Hashizume, N., Tomizawa, K., Awano, Y., and Kawashima, M. see Tomizawa, K.
Haydock, K.J., and Plumpton, A.T. see Plumpton, A.T.
Hayes, A.J., Davies, J.T., and Eccleston, W. Operation of a single-phase CCD on GaAs at 560 MHz p34
Henderson, I.A., McGhee, J., and Saffari, M. see McGhee, J.
Hodge, P., Tredgold, R.H., Young, M.C.J., and Hoorfar, A. see Tredgold, R.H.
Hollock, S., and Grierson, J.R. see Grierson, J.R.
Hoorfar, A., Tredgold, R.H., Young, M.C.J., and Hodge, P. see Tredgold, R.H.
Hori, R., Kimura, K., Itoh, K., Etoh, J., and Kawajiri, Y. see Kimura, K.
Howard, D.W., Saul, P.H., and Greenwood, C.J. see Saul, P.H.
Howe, A.F., de Cogan, D., and Webb, P.W. see de Cogan, D.
Huang, E., and Barnes, J.P. GTO with monolithic antiparallel diode p245
Hughes, J.R., Sandoe, J.N., and Slatter, J.A.G. see Sandoe, J.N.

I

Itoh, K., Kimura, K., Hori, R., Etoh, J., and Kawajiri, Y. see Kimura, K.

J

Jesshope, C.R. Pascal circuit compiler for UK5000 p116
Jesshope, C.R., and Ashburn, P. An I^2L clocked gate array for undergraduate design exercises p54
John, S.A., and de Cogan, D. see de Cogan, D.
Jones, B.K., Bhatti, G.S., and Russell, P.C. see Bhatti, G.S.

K

Kakati, D., Ramamurthy, V., and Bhat, K.N. see Ramamurthy, V.
Kaliakatsos, J.A., Papaioannou, G.J., Euthymiou, P.C., and Forrest, J.R. see Papaioannou, G.J.
Kawajiri, Y., Kimura, K., Itoh, K., Hori, R., and Etoh, J. see Kimura, K.
Kawashima, M., Tomizawa, K., Awano, Y., and Hashizume, N. see Tomizawa, K.
Kelly, R.G., and Owen, A.E. Microelectronic ion sensors: A critical survey p227
Kiermasz, A., Barlow, K., and Eccleston, W. see Barlow, K.
Kimura, K., Itoh, K., Hori, R., Etoh, J., and Kawajiri, Y. Experimental 1 Mbit DRAM using power reduction techniques p23
Koelmans, A.M., Campbell, R.H., and McLauchlan, M.R. see Campbell, R.H.

M

Maitra, K., Deb, S., and Roychoudhuri, A. see Deb, S.
Maly, W., and Syrzycki, M. Layout related deformations of meander-type MOS transistor *I/V* characteristics p13
Martin, Y. *In situ* study of electromigration by Joule displacement microscopy p9
McGhee, J., Henderson, I.A., and Saffari, M. Asymptotes for boundary determined current density of PIN diodes p272
McLauchlan, M.R., Campbell, R.H., and Koelmans, A.M. see Campbell, R.H.
Moglestue, C. Monte Carlo particle simulation of a GaAs MESFET with a gate trench sloping towards the source p217
Mudd, M.S.J., Wood, I.C., Taylor, D.G., Ward, P.J., and Saul, P.H. see Wood, I.C.
Mujahid, A., El-Shobokshy, M.S., and Zakzouk, A.K.M. see El-Shobokshy, M.S.

N

Nuttall, K.I., Walker, P., and Davies, J.T. see Walker, P.

O

Owen, A.E., and Kelly, R.G. see Kelly, R.G.
Owyang, K., Yilmaz, H., Chen, L.-S., Van Dell, W.R., Benjamin, J., and Chang, M. see Yilmaz, H.

P

Papaioannou, G.J., Kaliakatsos, J.A., Euthymiou, P.C., and Forrest, J.R. Photovoltaic effects of GaAs MESFET layers p167
Paxman, D.H., Fisher, C.A., Shannon, J.M., and Slatter, J.A.G. see Fisher, C.A.
Penn, M.G. Impact and opportunities for application specific integrated circuits (ASICs) p130
Petty, M.C., Batey, J., and Roberts, G.G. A comparison of the photovoltaic and electroluminescent effects in GaP/Langmuir-Blodgett film diodes p133
Plumpton, A.T., and Haydock, K.J. A double etched profile for improved breakdown voltage in *pn*-junctions: theory and practice p291
Poh, B.S. Prediction of self-sustained oscillations in buried-heterostructure stripe lasers p29

R

Ramamurthy, V., Bhat, K.N., and Kakati, D. Computer-aided thermal analysis of reverse-biased PIN diodes p170
Rang, T. One-dimensional numerical simulation of complementary power Schottky structures p253
Roberts, G.G., Petty, M.C., and Batey, J. see Petty, M.C.
Rossel, P., Bellaouar, A., and Sarrabayrouse, G. see Bellaouar, A.
Rossel, P., Sanchez, J.L., Gharbi, M., and Tranduc, H. see Sanchez, J.L.

Roulston, D.J., and Eltoukhy, A.A. Modelling bulk and surface recombination in the sidewall space-charge layer of an emitter-base junction p205
Roychoudhuri, A., Deb, S., and Maitra, K. see Deb, S.
Russ, D.M., and Faulkner, D.W. Comparison of five high speed bistables by computer simulation p210
Russell, P.C., Bhatti, G.S., and Jones, B.K. see Bhatti, G.S.

S

Sabine, K.A., Amaratunga, G.A.J., and Evans, A.G.R. Threshold shift of NMOS transistors due to high energy arsenic source/drain implantation p163
Saffari, M., McGhee, J., and Henderson, I.A. see McGhee, J.
Sanchez, J.L., Gharbi, M., Tranduc, H., and Rossel, P. Quasisaturation effect in high-voltage VDMOS transistors p42
Sandoe, J.N., Hughes, J.R., and Slatter, J.A.G. Characterisation and modelling of SIPOS on silicon high-voltage devices p281
Sarrabayrouse, G., Bellaouar, A., and Rossel, P. see Bellaouar, A.
Saul, P.H., Howard, D.W., and Greenwood, C.J. VLSI process compatible 8 bit CMOS DAC p99
Saul, P.H., Wood, I.C., Mudd, M.S.J., Taylor, D.G., and Ward, P.J. see Wood, I.C.
Shannon, J.M., Fisher, C.A., Paxman, D.H., and Slatter, J.A.G. see Fisher, C.A.
Shima, T. Bumpless monotonic bicubic interpolation for MOSFET device modelling p147
Slatter, J.A.G., Fisher, C.A., Shannon, J.M., and Paxman, D.H. see Fisher, C.A.
Slatter, J.A.G., Sandoe, J.N., and Hughes, J.R. see Sandoe, J.N.
Soegaard-Knudsen, M. Hierarchical specification and switch-level simulation of digital circuits p102
Stevenson, A., and Faulkner, D.W. Proprietary semicustom regenerator IC for 140 Mbit/s optical transmission systems p62
Syrzycki, M., and Maly, W. see Maly, W.

T

Taylor, D.G., Wood, I.C., Mudd, M.S.J., Ward, P.J., and Saul, P.H. see Wood, I.C.
Taylor, P.D., Findlay, W.J., and Denyer, R.T. High-voltage high-current GTO thyristors p238
Tomizawa, K., Awano, Y., Hashizume, N., and Kawashima, M. Simulation of near ballistic electron transport in a submicron GaAs diode with $Al_xGa_{1-x}As$/GaAs heterojunction cathode p37
Tomkins, J.W., Brothers, J.S., and Williams, J.S. see Brothers, J.S.
Tong, K.Y. Study of saturation conduction in short-channel MOS transistors by numerical simulation p173
Totton, K.A.E. Review of built-in test methodologies for gate arrays p121
Tranduc, H., Sanchez, J.L., Gharbi, M., and Rossel, P. see Sanchez, J.L.
Tredgold, R.H., Young, M.C.J., Hodge, P., and Hoorfar, A. Gas sensors made from Langmuir-Blodgett films of porphyrins p151

V

Van Dell, W.R., Yilmaz, H., Chen, L.-S., Benjamin, J., Chang, M., and Owyang, K. see Yilmaz, H.
Viktorovitch, P., and Bonnaud, O. see Bonnaud, O.

W

Walker, P., Davies, J.T., and Nuttall, K.I. A numerical analysis of the resurf diode structure p285
Ward, P.J., Wood, I.C., Mudd, M.S.J., Taylor, D.G., and Saul, P.H. see Wood, I.C.
Webb, P.W., de Cogan, D., and Howe, A.F. see de Cogan, D.
Williams, J.S., Brothers, J.S., and Tomkins, J.W. see Brothers, J.S.
Wood, I.C., Mudd, M.S.J., Taylor, D.G., Ward, P.J., and Saul, P.H. Design techniques for a 565/680 Mbit/s coder/decoder p68
Wright, G.T. Simple and continuous MOSFET models for the computer-aided design of VLSI p187

Y

Yilmaz, H., Chen, L.-S., Van Dell, W.R., Benjamin, J., Chang, M., and Owyang, K. 50 A 1200 V *n*-channel IGT p261
Young, M.C.J., Tredgold, R.H., Hodge, P., and Hoorfar, A. see Tredgold, R.H.

Z

Zakzouk, A.K.M., El-Shobokshy, M.S., and Mujahid, A. see El-Shobokshy, M.S.

Subject index

AMPLIFIERS

Optimised travelling-wave amplifier with two parallel-gate transmission lines. U. Christ and F. Arndt p140

BIPOLAR TRANSISTORS

Modelling of a new high current gain bipolar transistor with *n*-doped hydrogenated silicon emitter. O. Bonnaud and P. Viktorovitch p17

CHARGE-COUPLED DEVICES

Operation of a single-phase CCD on GaAs at 560 MHz. A.J. Hayes, J.T. Davies and W. Eccleston p34

CIRCUIT THEORY AND DESIGN

In situ study of electromigration by Joule displacement microscopy. Y. Martin p9
Review of built-in test methodologies for gate arrays. K.A.E. Totton p121
Small signal bias dependent model for high frequency transistors. K. Bharath Kumar p201

COMPONENTS

Asymptotes for boundary determined current density of PIN diodes. J. McGhee, I.A. Henderson and M. Saffari p272
Experimental 1 Mbit DRAM using power reduction techniques. K. Kimura, K. Itoh, R. Hori, J. Etoh and Y. Kawajiri p23

COMPUTER APPLICATIONS

Computer-aided thermal analysis of reverse-biased PIN diodes. V. Ramamurthy, K.N. Bhat and D. Kakati p170
Experimental 1 Mbit DRAM using power reduction techniques. K. Kimura, K. Itoh, R. Hori, J. Etoh and Y. Kawajiri p23

COMPUTER SIMULATION

Comparison of five high speed bistables by computer simulation. D.M. Russ and D.W. Faulkner p210
Pascal circuit compiler for UK5000. C.R. Jesshope p116

COMPUTER-AIDED DESIGN

An I^2L clocked gate array for undergraduate design exercises. C.R. Jesshope and P. Ashburn p54
Designing with programmable logic. M.J.P. Bolton p73
STRICT: a design language for strongly typed recursive integrated circuits. R.H. Campbell, A.M. Koelmans and M.R. McLauchlan p108
Simple and continuous MOSFET models for the computer-aided design of VLSI. G.T. Wright p187
The Megacell concept: an approach to painless custom design. J.S. Brothers, J.W. Tomkins and J.S. Williams p91
Trends in the application of semiconductor technology. J.S. Arnold p50

DIGITAL CIRCUITS

Hierarchical specification and switch-level simulation of digital circuits. M. Soegaard-Knudsen p102

DIGITAL COMPUTERS AND COMPUTATION

Hierarchical specification and switch-level simulation of digital circuits. M. Soegaard-Knudsen p102

DIODES

A brief analysis of the transient forward voltage drop in fast diodes. D.F. Courtney p277
A comparison of the photovoltaic and electroluminescent effects in GaP/Langmuir-Blodgett film diodes. M.C. Petty, J. Batey and G.G. Roberts p133
A numerical analysis of the resurf diode structure. P. Walker, J.T. Davies and K.I. Nuttall p285
Asymptotes for boundary determined current density of PIN diodes. J. McGhee, I.A. Henderson and M. Saffari p272
Computer-aided thermal analysis of reverse-biased PIN diodes. V. Ramamurthy, K.N. Bhat and D. Kakati p170
GTO with monolithic antiparallel diode. E. Huang and J.P. Barnes p245
Simulation of near ballistic electron transport in a submicron GaAs diode with $Al_xGa_{1-x}As$/GaAs heterojunction cathode. K. Tomizawa, Y. Awano, N. Hashizume and M. Kawashima p37
The performance of high-voltage field-relieved Schottley barrier diodes. C.A. Fisher, J.M. Shannon, D.H. Paxman and J.A.G. Slatter p257

DOPING

Threshold shift of NMOS transistors due to high energy arsenic source/drain implantation. K.A. Sabine, G.A.J. Amaratunga and A.G.R. Evans p163

ELECTRONIC CIRCUITS

Comparison of five high speed bistables by computer simulation. D.M. Russ and D.W. Faulkner p210

ENERGY CONVERSION AND STORAGE

An accurate and simple technique of determination of the maximum power point and measurement of some solar cell parameters. S. Deb, K. Maitra and A. Roychoudhuri p157 e271
Effects of dust on the performance of concentrator photovoltaic cells. M.S. El-Shobokshy, A. Mujahid and A.K.M. Zakzouk p5
Novel travelling-wave energy convertor. A.H. Falkner p1

FIELD-EFFECT TRANSISTORS

Optimised travelling-wave amplifier with two parallel-gate transmission lines. U. Christ and F. Arndt p140
Photovoltaic effects of GaAs MESFET layers. G.J. Papaioannou, J.A. Kaliakatsos, P.C. Euthymiou and J.R. Forrest p167
Quasisaturation effect in high-voltage VDMOS transistors. J.L. Sanchez, M. Gharbi, H. Tranduc and P. Rossel p42
Simple and continuous MOSFET models for the computer-aided design of VLSI. G.T. Wright p187

INFORMATION AND COMMUNICATION THEORY

Recent datareview from EMIS: Ionisation coefficient in GaAs, doping dependence. J.P.R. David. p47

INSTRUMENTATION AND MEASURING SCIENCE

Gas sensors made from Langmuir-Blodgett films of porphyrins. R.H. Tredgold, M.C.J. Young, P. Hodge and A. Hoorfar p151

INTEGRATED CIRCUITS

An I^2L clocked gate array for undergraduate design exercises. C.R. Jesshope and P. Ashburn p54
Design techniques for a 565/680 Mbit/s coder/decoder. I.C. Wood, M.S.J. Mudd, D.G. Taylor, P.J. Ward and P.H. Saul p68
Designing with programmable logic. M.J.P. Bolton p73
Impact and opportunities for application specific integrated circuits (ASICs). M.G. Penn p130
In situ study of electromigration by Joule displacement microscopy. Y. Martin p9
Pascal circuit compiler for UK5000. C.R. Jesshope p116
Review of built-in test methodologies for gate arrays. K.A.E. Totton p121
STRICT: a design language for strongly typed recursive integrated circuits. R.H. Campbell, A.M. Koelmans and M.R. McLauchlan p108
Semicustom integrated circuits (Editorial). J.R. Grierson and S. Hollock p49
The Megacell concept: an approach to painless custom design. J.S. Brothers, J.W. Tomkins and J.S. Williams p91
Trends in the application of semiconductor technology. J.S. Arnold p50
VLSI process compatible 8 bit CMOS DAC. P.H. Saul, D.W. Howard and C.J. Greenwood p99
VLSI: the design problem. G.V.R. Bolton p86

LASERS

Prediction of self-sustained oscillations in buried-heterostructure stripe lasers. B.S. Poh p29

MATHEMATICAL TECHNIQUES

Bumpless monotonic bicubic interpolation for MOSFET device modelling. T. Shima p147

MEASUREMENT AND MEASURING

An accurate and simple technique of determination of the maximum power point and measurement of some solar cell parameters. S. Deb, K. Maitra and A. Roychoudhuri p157 e271
Gas sensors made from Langmuir-Blodgett films of porphyrins. R.H. Tredgold, M.C.J. Young, P. Hodge and A. Hoorfar p151
Microelectronic ion sensors: A critical survey. R.G. Kelly and A.E. Owen p227
Temperature measurements of thin films on substrates. D. de Cogan, A.F. Howe and P.W. Webb p143

METAL-INSULATOR-SEMICONDUCTOR STRUCTURES

A comparison of the photovoltaic and electroluminescent effects in GaP/Langmuir-Blodgett film diodes. M.C. Petty, J. Batey and G.G. Roberts p133

METAL-OXIDE-SEMICONDUCTOR STRUCTURES

A Model for MOS transistors. G.S. Bhatti, B.K. Jones and P.C. Russell p248
Experimental 1 Mbit DRAM using power reduction techniques. K. Kimura, K. Itoh, R. Hori, J. Etoh and Y. Kawajiri p23
Influence of ionising irradiation on the channel mobility of MOS transistors. A. Bellaouar, G. Sarrabayrouse and P. Rossel p184
LDMOS transistors with implanted and deposited surface layers. K. Board and M. Darwish p177
Quasisaturation effect in high-voltage VDMOS transistors. J.L. Sanchez, M. Gharbi, H. Tranduc and P. Rossel p42
Study of saturation conduction in short-channel MOS transistors by numerical simulation. K.Y. Tong p173
Threshold shift of NMOS transistors due to high energy arsenic source/drain implantation. K.A. Sabine, G.A.J. Amaratunga and A.G.R. Evans p163

MICROWAVE CIRCUITS AND NETWORKS

Novel travelling-wave energy convertor. A.H. Falkner p1
Optimised travelling-wave amplifier with two parallel-gate transmission lines. U. Christ and F. Arndt p140

MODELLING

A Model for MOS transistors. G.S. Bhatti, B.K. Jones and P.C. Russell p248
Bumpless monotonic bicubic interpolation for MOSFET device modelling. T. Shima p147
Modelling bulk and surface recombination in the sidewall space-charge layer of an emitter-base junction. D.J. Roulston and A.A. Eltoukhy p205
Quasisaturation effect in high-voltage VDMOS transistors. J.L. Sanchez, M. Gharbi, H. Tranduc and P. Rossel p42
Simple and continuous MOSFET models for the computer-aided design of VLSI. G.T. Wright p187
Small signal bias dependent model for high frequency transistors. K. Bharath Kumar p201

NUMERICAL ANALYSIS

A numerical analysis of the resurf diode structure. P. Walker, J.T. Davies and K.I. Nuttall p285

OPTICAL SYSTEMS

Proprietary semicustom regenerator IC for 140 Mbit/s optical transmission systems. A. Stevenson and D.W. Faulkner p62

OPTICAL TRANSMISSION

Design techniques for a 565/680 Mbit/s coder/decoder. I.C. Wood, M.S.J. Mudd, D.G. Taylor, P.J. Ward and P.H. Saul p68
Proprietary semicustom regenerator IC for 140 Mbit/s optical transmission systems. A. Stevenson and D.W. Faulkner p62

PLASMAS

An improved theory for the plasma anodisation of silicon. K. Barlow, A. Kiermasz and W. Eccleston p181

POWER ELECTRONICS

50 A 1200 V *n*-channel IGT. H. Yilmaz, L.-S. Chen, W.R. Van Dell, J. Benjamin, M. Chang and K. Owyang p261
A brief analysis of the transient forward voltage drop in fast diodes. D.F. Courtney p277
A double etched profile for improved breakdown voltage in *pn*-junctions: theory and practice. A.T. Plumpton and K.J. Haydock p291
One-dimensional numerical simulation of complementary power Schottky structures. T. Rang p253
Power devices in gallium arsenide. C.J. Atkinson p264
The performance of high-voltage field-relieved Schottley barrier diodes. C.A. Fisher, J.M. Shannon, D.H. Paxman and J.A.G. Slatter p257

RADIATION

Influence of ionising irradiation on the channel mobility of MOS transistors. A. Bellaouar, G. Sarrabayrouse and P. Rossel p184

SCHOTTKY-BARRIER DEVICES

One-dimensional numerical simulation of complementary power Schottky structures. T. Rang p253
Operation of a single-phase CCD on GaAs at 560 MHz. A.J. Hayes, J.T. Davies and W. Eccleston p34
The performance of high-voltage field-relieved Schottley barrier diodes. C.A. Fisher, J.M. Shannon, D.H. Paxman and J.A.G. Slatter p257

SEMICONDUCTOR DEVICES AND MATERIALS

50 A 1200 V *n*-channel IGT. H. Yilmaz, L.-S. Chen, W.R. Van Dell, J. Benjamin, M. Chang and K. Owyang p261
A Model for MOS transistors. G.S. Bhatti, B.K. Jones and P.C. Russell p248
A brief analysis of the transient forward voltage drop in fast diodes. D.F. Courtney p277
A comparison of the photovoltaic and electroluminescent effects in GaP/Langmuir-Blodgett film diodes. M.C. Petty, J. Batey and G.G. Roberts p133
A double etched profile for improved breakdown voltage in *pn*-junctions: theory and practice. A.T. Plumpton and K.J. Haydock p291
A numerical analysis of the resurf diode structure. P. Walker, J.T. Davies and K.I. Nuttall p285
An improved theory for the plasma anodisation of silicon. K. Barlow, A. Kiermasz and W. Eccleston p181
Asymptotes for boundary determined current density of PIN diodes. J. McGhee, I.A. Henderson and M. Saffari p272
Characterisation and modelling of SIPOS on silicon high-voltage devices. J.N. Sandoe, J.R. Hughes and J.A.G. Slatter p281
Computer-aided thermal analysis of reverse-biased PIN diodes. V. Ramamurthy, K.N. Bhat and D. Kakati p170
GTO with monolithic antiparallel diode. E. Huang and J.P. Barnes p245
High-voltage high-current GTO thyristors. P.D. Taylor, W.J. Findlay and R.T. Denyer p238
Layout related deformations of meander-type MOS transistor *I/V* characteristics. W. Maly and M. Syrzycki p13
Microelectronic ion sensors: A critical survey. R.G. Kelly and A.E. Owen p227
Modelling bulk and surface recombination in the sidewall space-charge layer of an emitter-base junction. D.J. Roulston and A.A. Eltoukhy p205
Modelling of a new high current gain bipolar transistor with *n*-doped hydrogenated silicon emitter. O. Bonnaud and P. Viktorovitch p17
Monte Carlo particle simulation of a GaAs MESFET with a gate trench sloping towards the source. C. Moglestue p217
Operation of a single-phase CCD on GaAs at 560 MHz. A.J. Hayes, J.T. Davies and W. Eccleston p34
Optimised travelling-wave amplifier with two parallel-gate transmission lines. U. Christ and F. Arndt p140
Photovoltaic effects of GaAs MESFET layers. G.J. Papaioannou, J.A. Kaliakatsos, P.C. Euthymiou and J.R. Forrest p167
Power devices in gallium arsenide. C.J. Atkinson p264
Quasisaturation effect in high-voltage VDMOS transistors. J.L. Sanchez, M. Gharbi, H. Tranduc and P. Rossel p42
Simulation of near ballistic electron transport in a submicron GaAs diode with $Al_xGa_{1-x}As$/GaAs heterojunction cathode. K. Tomizawa, Y. Awano, N. Hashizume and M. Kawashima p37
Temperature measurements of thin films on substrates. D. de Cogan, A.F. Howe and P.W. Webb p143
The performance of high-voltage field-relieved Schottley barrier diodes. C.A. Fisher, J.M. Shannon, D.H. Paxman and J.A.G. Slatter p257
Threshold shift of NMOS transistors due to high energy arsenic source/drain implantation. K.A. Sabine, G.A.J. Amaratunga and A.G.R. Evans p163
Trends in the application of semiconductor technology. J.S. Arnold p50

SEMICONDUCTOR LASERS

Prediction of self-sustained oscillations in buried-heterostructure stripe lasers. B.S. Poh p29

SIMULATION

Bumpless monotonic bicubic interpolation for MOSFET device modelling. T. Shima p147
Monte Carlo particle simulation of a GaAs MESFET with a gate trench sloping towards the source. C. Moglestue p217
One-dimensional numerical simulation of complementary power Schottky structures. T. Rang p253
Study of saturation conduction in short-channel MOS transistors by numerical simulation. K.Y. Tong p173

SOLAR CELLS

A comparison of the photovoltaic and electroluminescent effects in GaP/Langmuir-Blodgett film diodes. M.C. Petty, J. Batey and G.G. Roberts p133
An accurate and simple technique of determination of the maximum power point and measurement of some solar cell parameters. S. Deb, K. Maitra and A. Roychoudhuri p157 e271
Effects of dust on the performance of concentrator photovoltaic cells. M.S. El-Shobokshy, A. Mujahid and A.K.M. Zakzouk p5

SYSTEM PROTECTION

Temperature measurements of thin films on substrates. D. de Cogan, A.F. Howe and P.W. Webb p143

THYRISTORS

GTO with monolithic antiparallel diode. E. Huang and J.P. Barnes p245
High-voltage high-current GTO thyristors. P.D. Taylor, W.J. Findlay and R.T. Denyer p238

TRANSISTORS

50 A 1200 V *n*-channel IGT. H. Yilmaz, L.-S. Chen, W.R. Van Dell, J. Benjamin, M. Chang and K. Owyang p261
A Model for MOS transistors. G.S. Bhatti, B.K. Jones and P.C. Russell p248
Comparison of five high speed bistables by computer simulation. D.M. Russ and D.W. Faulkner p210
Influence of ionising irradiation on the channel mobility of MOS transistors. A. Bellaouar, G. Sarrabayrouse and P. Rossel p184
LDMOS transistors with implanted and deposited surface layers. K. Board and M. Darwish p177
Layout related deformations of meander-type MOS transistor *I/V* characteristics. W. Maly and M. Syrzycki p13
Modelling bulk and surface recombination in the sidewall space-charge layer of an emitter-base junction. D.J. Roulston and A.A. Eltoukhy p205
Modelling of a new high current gain bipolar transistor with *n*-doped hydrogenated silicon emitter. O. Bonnaud and P. Viktorovitch p17
Monte Carlo particle simulation of a GaAs MESFET with a gate trench sloping towards the source. C. Moglestue p217
Small signal bias dependent model for high frequency transistors. K. Bharath Kumar p201
Study of saturation conduction in short-channel MOS transistors by numerical simulation. K.Y. Tong p173

VERY LARGE SCALE INTEGRATION

Bumpless monotonic bicubic interpolation for MOSFET device modelling. T. Shima p147
Design techniques for a 565/680 Mbit/s coder/decoder. I.C. Wood, M.S.J. Mudd, D.G. Taylor, P.J. Ward and P.H. Saul p68
Modelling of a new high current gain bipolar transistor with *n*-doped hydrogenated silicon emitter. O. Bonnaud and P. Viktorovitch p17
Proprietary semicustom regenerator IC for 140 Mbit/s optical transmission systems. A. Stevenson and D.W. Faulkner p62
STRICT: a design language for strongly typed recursive integrated circuits. R.H. Campbell, A.M. Koelmans and M.R. McLauchlan p108
Simple and continuous MOSFET models for the computer-aided design of VLSI. G.T. Wright p187
The Megacell concept: an approach to painless custom design. J.S. Brothers, J.W. Tomkins and J.S. Williams p91
VLSI process compatible 8 bit CMOS DAC. P.H. Saul, D.W. Howard and C.J. Greenwood p99
VLSI: the design problem. G. R. Bolton p86

Book reviews

Essentials of solid-state electronics R.B. Faber p236
Transmission electron microscopy of silicon VLSI circuits and structures. R.B. Marcus and T.T. Sheng p46